

Student Assistant (m/f/)*

Migration, Maintenance and Development of Netlist Reverse Engineering Benchmarks

Hardware netlist reverse engineering is the process of extracting the design information from an existing hardware circuit. This can be done by analyzing the physical structure of the circuit and mapping it back to its original design. The final step is the interpretation of the resulting netlist. Testing netlist interpretation software and the development of new methods requires a large set of open-source benchmarks. While the development of such a benchmark set is ongoing, we seek a working student to assist in the maintenance, open-sourcing, and further enhancement of these open-source netlist benchmarks.

Requirements

- Motivation to learn, or experience with:
 - Python
 - Hardware description languages (e.g. VHDL, Verilog)
 - Hardware Synthesis (with Open Source Tools)

Contact

We are constantly looking for new student team members that are excited about hardware security. Please send your application via e-mail with your CV, and most recent certificates and grades to the contact below. We are excited to meet you!

Johanna Baehr

Fraunhofer Institute for Applied and Integrated Security AISEC

Hardware Security

Lichtenbergstr. 11, 85748 Garching near Munich

Mail: johanna.baehr@aisec.fraunhofer.de

Phone: +49 89 322 9986-1006

Publication Date: 06.06.2024